a:1:{s:8:"entities";a:1:{s:7:"Q827773";a:12:{s:6:"pageid";i:780548;s:2:"ns";i:0;s:5:"title";s:7:"Q827773";s:9:"lastrevid";i:2270639505;s:8:"modified";s:20:"2024-11-05T23:12:21Z";s:4:"type";s:4:"item";s:2:"id";s:7:"Q827773";s:6:"labels";a:39:{s:7:"zh-hans";a:2:{s:8:"language";s:7:"zh-hans";s:5:"value";s:7:"Verilog";}s:7:"zh-hant";a:2:{s:8:"language";s:7:"zh-hant";s:5:"value";s:7:"Verilog";}s:5:"zh-hk";a:2:{s:8:"language";s:5:"zh-hk";s:5:"value";s:7:"Verilog";}s:2:"pt";a:2:{s:8:"language";s:2:"pt";s:5:"value";s:7:"Verilog";}s:2:"pl";a:2:{s:8:"language";s:2:"pl";s:5:"value";s:7:"Verilog";}s:2:"he";a:2:{s:8:"language";s:2:"he";s:5:"value";s:7:"Verilog";}s:2:"fr";a:2:{s:8:"language";s:2:"fr";s:5:"value";s:7:"Verilog";}s:2:"ko";a:2:{s:8:"language";s:2:"ko";s:5:"value";s:12:"베릴로그";}s:2:"ru";a:2:{s:8:"language";s:2:"ru";s:5:"value";s:7:"Verilog";}s:2:"hy";a:2:{s:8:"language";s:2:"hy";s:5:"value";s:14:"Վերիլոգ";}s:2:"es";a:2:{s:8:"language";s:2:"es";s:5:"value";s:7:"Verilog";}s:2:"en";a:2:{s:8:"language";s:2:"en";s:5:"value";s:7:"Verilog";}s:2:"tr";a:2:{s:8:"language";s:2:"tr";s:5:"value";s:7:"Verilog";}s:2:"ro";a:2:{s:8:"language";s:2:"ro";s:5:"value";s:7:"Verilog";}s:2:"ca";a:2:{s:8:"language";s:2:"ca";s:5:"value";s:7:"Verilog";}s:2:"hu";a:2:{s:8:"language";s:2:"hu";s:5:"value";s:7:"Verilog";}s:2:"it";a:2:{s:8:"language";s:2:"it";s:5:"value";s:7:"Verilog";}s:2:"de";a:2:{s:8:"language";s:2:"de";s:5:"value";s:7:"Verilog";}s:2:"ja";a:2:{s:8:"language";s:2:"ja";s:5:"value";s:7:"Verilog";}s:2:"cs";a:2:{s:8:"language";s:2:"cs";s:5:"value";s:7:"Verilog";}s:2:"sv";a:2:{s:8:"language";s:2:"sv";s:5:"value";s:7:"Verilog";}s:2:"nl";a:2:{s:8:"language";s:2:"nl";s:5:"value";s:7:"Verilog";}s:2:"uk";a:2:{s:8:"language";s:2:"uk";s:5:"value";s:7:"Verilog";}s:2:"zh";a:2:{s:8:"language";s:2:"zh";s:5:"value";s:7:"Verilog";}s:3:"scn";a:2:{s:8:"language";s:3:"scn";s:5:"value";s:7:"Verilog";}s:2:"et";a:2:{s:8:"language";s:2:"et";s:5:"value";s:7:"Verilog";}s:2:"nn";a:2:{s:8:"language";s:2:"nn";s:5:"value";s:7:"Verilog";}s:2:"da";a:2:{s:8:"language";s:2:"da";s:5:"value";s:7:"Verilog";}s:2:"fi";a:2:{s:8:"language";s:2:"fi";s:5:"value";s:7:"Verilog";}s:2:"sr";a:2:{s:8:"language";s:2:"sr";s:5:"value";s:14:"Верилог";}s:3:"wuu";a:2:{s:8:"language";s:3:"wuu";s:5:"value";s:7:"Verilog";}s:2:"vi";a:2:{s:8:"language";s:2:"vi";s:5:"value";s:7:"Verilog";}s:2:"nb";a:2:{s:8:"language";s:2:"nb";s:5:"value";s:7:"Verilog";}s:2:"ar";a:2:{s:8:"language";s:2:"ar";s:5:"value";s:27:"فيريلوج (برمجة)";}s:2:"fa";a:2:{s:8:"language";s:2:"fa";s:5:"value";s:12:"وریلوگ";}s:3:"vec";a:2:{s:8:"language";s:3:"vec";s:5:"value";s:7:"Verilog";}s:2:"ga";a:2:{s:8:"language";s:2:"ga";s:5:"value";s:7:"Verilog";}s:2:"is";a:2:{s:8:"language";s:2:"is";s:5:"value";s:7:"Verilog";}s:3:"syl";a:2:{s:8:"language";s:3:"syl";s:5:"value";s:18:"ꠜꠦꠞꠤꠟꠉ";}}s:12:"descriptions";a:24:{s:2:"en";a:2:{s:8:"language";s:2:"en";s:5:"value";s:29:"hardware description language";}s:2:"uk";a:2:{s:8:"language";s:2:"uk";s:5:"value";s:91:"Мова опису апаратури (для верифікації та синтезу).";}s:3:"scn";a:2:{s:8:"language";s:3:"scn";s:5:"value";s:35:"linguaggiu di discrizzioni hardware";}s:2:"de";a:2:{s:8:"language";s:2:"de";s:5:"value";s:28:"Hardwarebeschreibungssprache";}s:2:"fr";a:2:{s:8:"language";s:2:"fr";s:5:"value";s:35:"langage de description de matériel";}s:2:"es";a:2:{s:8:"language";s:2:"es";s:5:"value";s:25:"lenguaje de programación";}s:2:"it";a:2:{s:8:"language";s:2:"it";s:5:"value";s:39:"linguaggio di descrizione dell'hardware";}s:2:"ml";a:2:{s:8:"language";s:2:"ml";s:5:"value";s:46:"പ്രോഗ്രാമിങ് ഭാഷ";}s:2:"hi";a:2:{s:8:"language";s:2:"hi";s:5:"value";s:49:"प्रोग्रामिंग भाषा";}s:2:"pa";a:2:{s:8:"language";s:2:"pa";s:5:"value";s:49:"ਪ੍ਰੋਗਰਾਮਿੰਗ ਭਾਸ਼ਾ";}s:2:"pt";a:2:{s:8:"language";s:2:"pt";s:5:"value";s:26:"linguagem de programação";}s:2:"ro";a:2:{s:8:"language";s:2:"ro";s:5:"value";s:20:"limbaj de programare";}s:2:"sv";a:2:{s:8:"language";s:2:"sv";s:5:"value";s:13:"programspråk";}s:2:"nn";a:2:{s:8:"language";s:2:"nn";s:5:"value";s:20:"programmeringsspråk";}s:2:"da";a:2:{s:8:"language";s:2:"da";s:5:"value";s:19:"programmeringssprog";}s:2:"nl";a:2:{s:8:"language";s:2:"nl";s:5:"value";s:15:"programmeertaal";}s:2:"fi";a:2:{s:8:"language";s:2:"fi";s:5:"value";s:16:"ohjelmointikieli";}s:2:"pl";a:2:{s:8:"language";s:2:"pl";s:5:"value";s:20:"język programowania";}s:2:"cs";a:2:{s:8:"language";s:2:"cs";s:5:"value";s:19:"programovací jazyk";}s:2:"sk";a:2:{s:8:"language";s:2:"sk";s:5:"value";s:19:"programovací jazyk";}s:2:"ca";a:2:{s:8:"language";s:2:"ca";s:5:"value";s:26:"llenguatge de programació";}s:2:"he";a:2:{s:8:"language";s:2:"he";s:5:"value";s:17:"שפת תכנות";}s:2:"ja";a:2:{s:8:"language";s:2:"ja";s:5:"value";s:57:"電子回路を設計するハードウェア記述言語";}s:2:"br";a:2:{s:8:"language";s:2:"br";s:5:"value";s:16:"yezh programmiñ";}}s:7:"aliases";a:6:{s:2:"zh";a:2:{i:0;a:2:{s:8:"language";s:2:"zh";s:5:"value";s:11:"Verilog HDL";}i:1;a:2:{s:8:"language";s:2:"zh";s:5:"value";s:9:"IEEE 1364";}}s:2:"he";a:1:{i:0;a:2:{s:8:"language";s:2:"he";s:5:"value";s:12:"ורילוג";}}s:2:"ja";a:4:{i:0;a:2:{s:8:"language";s:2:"ja";s:5:"value";s:10:"VerilogHDL";}i:1;a:2:{s:8:"language";s:2:"ja";s:5:"value";s:9:"IEEE 1364";}i:2;a:2:{s:8:"language";s:2:"ja";s:5:"value";s:11:"Verilog HDL";}i:3;a:2:{s:8:"language";s:2:"ja";s:5:"value";s:11:"Verilog-HDL";}}s:2:"en";a:2:{i:0;a:2:{s:8:"language";s:2:"en";s:5:"value";s:11:"Verilog HDL";}i:1;a:2:{s:8:"language";s:2:"en";s:5:"value";s:9:"IEEE 1364";}}s:2:"uk";a:1:{i:0;a:2:{s:8:"language";s:2:"uk";s:5:"value";s:11:"Verilog HDL";}}s:2:"ca";a:1:{i:0;a:2:{s:8:"language";s:2:"ca";s:5:"value";s:9:"IEEE 1364";}}}s:6:"claims";a:19:{s:3:"P31";a:2:{i:0;a:4:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:3:"P31";s:4:"hash";s:40:"69826d6175779989aa65a0ba7574caea95b6e24c";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:173341;s:2:"id";s:7:"Q173341";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$5748f754-41ba-ae03-5323-043a4f7bf78e";s:4:"rank";s:6:"normal";}i:1;a:4:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:3:"P31";s:4:"hash";s:40:"ae315e2737875baa2c6468050f82a97e82bdd0df";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:1941921;s:2:"id";s:8:"Q1941921";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$AAEF423A-55BF-493A-8196-A2D7D247149A";s:4:"rank";s:6:"normal";}}s:4:"P646";a:1:{i:0;a:5:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P646";s:4:"hash";s:40:"4da5735e9211f2ab7e583989831b6e0285c222e6";s:9:"datavalue";a:2:{s:5:"value";s:8:"/m/0h3vb";s:4:"type";s:6:"string";}s:8:"datatype";s:11:"external-id";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$D995A748-7869-4370-97CA-9572866B7227";s:4:"rank";s:6:"normal";s:10:"references";a:1:{i:0;a:3:{s:4:"hash";s:40:"2b00cb481cddcac7623114367489b5c194901c4a";s:5:"snaks";a:2:{s:4:"P248";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P248";s:4:"hash";s:40:"a94b740202b097dd33355e0e6c00e54b9395e5e0";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:15241312;s:2:"id";s:9:"Q15241312";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}}s:4:"P577";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P577";s:4:"hash";s:40:"fde79ecb015112d2f29229ccc1ec514ed3e71fa2";s:9:"datavalue";a:2:{s:5:"value";a:6:{s:4:"time";s:21:"+2013-10-28T00:00:00Z";s:8:"timezone";i:0;s:6:"before";i:0;s:5:"after";i:0;s:9:"precision";i:11;s:13:"calendarmodel";s:39:"http://www.wikidata.org/entity/Q1985727";}s:4:"type";s:4:"time";}s:8:"datatype";s:4:"time";}}}s:11:"snaks-order";a:2:{i:0;s:4:"P248";i:1;s:4:"P577";}}}}}s:5:"P1482";a:1:{i:0;a:4:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:5:"P1482";s:4:"hash";s:40:"d55f4d13fad5f2e147e168b7637b4391d9fa2e3f";s:9:"datavalue";a:2:{s:5:"value";s:38:"https://stackoverflow.com/tags/verilog";s:4:"type";s:6:"string";}s:8:"datatype";s:3:"url";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$D4CA6206-DF70-41B5-886C-93A47B484757";s:4:"rank";s:6:"normal";}}s:4:"P737";a:3:{i:0;a:4:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P737";s:4:"hash";s:40:"8ff48439cf3b7d174ea96e99fdc7fb9692f31a76";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:15777;s:2:"id";s:6:"Q15777";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$2A5FBF6D-13DF-4122-B83C-A4D9D687C5D2";s:4:"rank";s:6:"normal";}i:1;a:5:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P737";s:4:"hash";s:40:"07269858ebfb05892af7f8289c2a5983f2576478";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:81571;s:2:"id";s:6:"Q81571";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$db1ce6e0-4528-d65f-2d39-a6a74c0ea0ac";s:4:"rank";s:6:"normal";s:10:"references";a:2:{i:0;a:3:{s:4:"hash";s:40:"2f2001d5a631f9d76370f9a388c0ed92eb2213fb";s:5:"snaks";a:1:{s:4:"P854";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P854";s:4:"hash";s:40:"b29892d411fad1af2302a9155f305a07bc1f0f06";s:9:"datavalue";a:2:{s:5:"value";s:70:"https://www.physi.uni-heidelberg.de/~angelov/VHDL/VHDL_SS09_Teil10.pdf";s:4:"type";s:6:"string";}s:8:"datatype";s:3:"url";}}}s:11:"snaks-order";a:1:{i:0;s:4:"P854";}}i:1;a:3:{s:4:"hash";s:40:"aff41d89b6a32d92e26ba039bc5b0ae5af019c2f";s:5:"snaks";a:1:{s:4:"P212";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P212";s:4:"hash";s:40:"d0a396187493f7d2b735cbc91d3478f854ca767a";s:9:"datavalue";a:2:{s:5:"value";s:13:"9783486711509";s:4:"type";s:6:"string";}s:8:"datatype";s:11:"external-id";}}}s:11:"snaks-order";a:1:{i:0;s:4:"P212";}}}}i:2;a:5:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P737";s:4:"hash";s:40:"3217879189187d624c2084dc94c35244411369a2";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:154755;s:2:"id";s:7:"Q154755";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$d499ab48-4c59-98e4-446e-9fc27aadebb6";s:4:"rank";s:6:"normal";s:10:"references";a:1:{i:0;a:3:{s:4:"hash";s:40:"2f2001d5a631f9d76370f9a388c0ed92eb2213fb";s:5:"snaks";a:1:{s:4:"P854";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P854";s:4:"hash";s:40:"b29892d411fad1af2302a9155f305a07bc1f0f06";s:9:"datavalue";a:2:{s:5:"value";s:70:"https://www.physi.uni-heidelberg.de/~angelov/VHDL/VHDL_SS09_Teil10.pdf";s:4:"type";s:6:"string";}s:8:"datatype";s:3:"url";}}}s:11:"snaks-order";a:1:{i:0;s:4:"P854";}}}}}s:5:"P3417";a:1:{i:0;a:5:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:5:"P3417";s:4:"hash";s:40:"e098f95cf374bb32a5603a0ba2dc26174755fedf";s:9:"datavalue";a:2:{s:5:"value";s:7:"Verilog";s:4:"type";s:6:"string";}s:8:"datatype";s:11:"external-id";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$B6FA222A-74B0-4C53-B8BF-B1D81725EF89";s:4:"rank";s:6:"normal";s:10:"references";a:1:{i:0;a:3:{s:4:"hash";s:40:"3b0a5bb3c1f955edce73740124f7d935698092ad";s:5:"snaks";a:1:{s:4:"P248";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P248";s:4:"hash";s:40:"3ac9682e789a3a3791d4fd088b265ea03abef101";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:51711;s:2:"id";s:6:"Q51711";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}}}s:11:"snaks-order";a:1:{i:0;s:4:"P248";}}}}}s:4:"P571";a:1:{i:0;a:5:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P571";s:4:"hash";s:40:"f9ad83e5dbc573ccbb6abc602e301da90d23744f";s:9:"datavalue";a:2:{s:5:"value";a:6:{s:4:"time";s:21:"+1984-01-01T00:00:00Z";s:8:"timezone";i:0;s:6:"before";i:0;s:5:"after";i:0;s:9:"precision";i:9;s:13:"calendarmodel";s:39:"http://www.wikidata.org/entity/Q1985727";}s:4:"type";s:4:"time";}s:8:"datatype";s:4:"time";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$FC3379ED-6E5F-4666-918F-AFFE2E48E52D";s:4:"rank";s:6:"normal";s:10:"references";a:1:{i:0;a:3:{s:4:"hash";s:40:"fa278ebfc458360e5aed63d5058cca83c46134f1";s:5:"snaks";a:1:{s:4:"P143";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P143";s:4:"hash";s:40:"e4f6d9441d0600513c4533c672b5ab472dc73694";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:328;s:2:"id";s:4:"Q328";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}}}s:11:"snaks-order";a:1:{i:0;s:4:"P143";}}}}}s:5:"P1195";a:1:{i:0;a:5:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:5:"P1195";s:4:"hash";s:40:"bf9f586deae8b3ee01a3870ab89ba38f35f2273a";s:9:"datavalue";a:2:{s:5:"value";s:1:"v";s:4:"type";s:6:"string";}s:8:"datatype";s:6:"string";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$A8F10614-C88D-440A-99D7-8C746FC8A095";s:4:"rank";s:6:"normal";s:10:"references";a:1:{i:0;a:3:{s:4:"hash";s:40:"fa278ebfc458360e5aed63d5058cca83c46134f1";s:5:"snaks";a:1:{s:4:"P143";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P143";s:4:"hash";s:40:"e4f6d9441d0600513c4533c672b5ab472dc73694";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:328;s:2:"id";s:4:"Q328";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}}}s:11:"snaks-order";a:1:{i:0;s:4:"P143";}}}}}s:5:"P3966";a:1:{i:0;a:5:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:5:"P3966";s:4:"hash";s:40:"8587701cac9cb144fd209df92fd50a767482fb38";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:223335;s:2:"id";s:7:"Q223335";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$FE509B38-4409-46FB-BA50-3E907A4B4649";s:4:"rank";s:6:"normal";s:10:"references";a:1:{i:0;a:3:{s:4:"hash";s:40:"fa278ebfc458360e5aed63d5058cca83c46134f1";s:5:"snaks";a:1:{s:4:"P143";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P143";s:4:"hash";s:40:"e4f6d9441d0600513c4533c672b5ab472dc73694";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:328;s:2:"id";s:4:"Q328";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}}}s:11:"snaks-order";a:1:{i:0;s:4:"P143";}}}}}s:4:"P244";a:1:{i:0;a:5:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P244";s:4:"hash";s:40:"30df7141648194641c8dbf7edb8f2ececc5d0fc6";s:9:"datavalue";a:2:{s:5:"value";s:10:"sh90004761";s:4:"type";s:6:"string";}s:8:"datatype";s:11:"external-id";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$D7400134-4F09-4C88-A06E-096284DD0FBE";s:4:"rank";s:6:"normal";s:10:"references";a:1:{i:0;a:3:{s:4:"hash";s:40:"ac5d47e9fbcc281bc0d27a205ae02e22ad24ce31";s:5:"snaks";a:2:{s:4:"P854";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P854";s:4:"hash";s:40:"b560dc6b281a39d061e189d2eb299a426a06f1a2";s:9:"datavalue";a:2:{s:5:"value";s:66:"https://github.com/JohnMarkOckerbloom/ftl/blob/master/data/wikimap";s:4:"type";s:6:"string";}s:8:"datatype";s:3:"url";}}s:4:"P813";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P813";s:4:"hash";s:40:"0dcf4f64e93fdcc654e2c7534285881fe48b9f3d";s:9:"datavalue";a:2:{s:5:"value";a:6:{s:4:"time";s:21:"+2019-04-03T00:00:00Z";s:8:"timezone";i:0;s:6:"before";i:0;s:5:"after";i:0;s:9:"precision";i:11;s:13:"calendarmodel";s:39:"http://www.wikidata.org/entity/Q1985727";}s:4:"type";s:4:"time";}s:8:"datatype";s:4:"time";}}}s:11:"snaks-order";a:2:{i:0;s:4:"P854";i:1;s:4:"P813";}}}}}s:5:"P6366";a:1:{i:0;a:4:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:5:"P6366";s:4:"hash";s:40:"e8f532f525689e06fef2e90d8231dfdfd0a1f54b";s:9:"datavalue";a:2:{s:5:"value";s:10:"2779030575";s:4:"type";s:6:"string";}s:8:"datatype";s:11:"external-id";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$218F6144-820E-46AE-9193-1BFC3A4601D8";s:4:"rank";s:6:"normal";}}s:5:"P1889";a:1:{i:0;a:5:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:5:"P1889";s:4:"hash";s:40:"2815ca87bee8cc98670a79367a4ca09ca0d2c202";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:674926;s:2:"id";s:7:"Q674926";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$667FDFAB-40DC-46C5-A69B-3FA94F97CE7D";s:4:"rank";s:6:"normal";s:10:"references";a:1:{i:0;a:3:{s:4:"hash";s:40:"d36e1965627ef068ffca88df57c2b50d93a72283";s:5:"snaks";a:2:{s:4:"P143";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P143";s:4:"hash";s:40:"e4f6d9441d0600513c4533c672b5ab472dc73694";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:328;s:2:"id";s:4:"Q328";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}}s:5:"P4656";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:5:"P4656";s:4:"hash";s:40:"b5b4cd4826e03da37181e60e2b3f08d42899638b";s:9:"datavalue";a:2:{s:5:"value";s:66:"https://en.wikipedia.org/w/index.php?title=Verilog&oldid=949765139";s:4:"type";s:6:"string";}s:8:"datatype";s:3:"url";}}}s:11:"snaks-order";a:2:{i:0;s:4:"P143";i:1;s:5:"P4656";}}}}}s:5:"P7078";a:2:{i:0;a:5:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:5:"P7078";s:4:"hash";s:40:"702fd94d4cd46b5288a2e907ba954c587a44ffd1";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:7977969;s:2:"id";s:8:"Q7977969";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$10179E24-C773-444D-BF42-51A404F7C143";s:4:"rank";s:6:"normal";s:10:"references";a:1:{i:0;a:3:{s:4:"hash";s:40:"f63670b6394f592a4592816faa01b118c516e556";s:5:"snaks";a:2:{s:4:"P143";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P143";s:4:"hash";s:40:"e4f6d9441d0600513c4533c672b5ab472dc73694";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:328;s:2:"id";s:4:"Q328";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}}s:5:"P4656";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:5:"P4656";s:4:"hash";s:40:"d1580f5d34ed5e8f8e3450682a5ec1a36a1b69e3";s:9:"datavalue";a:2:{s:5:"value";s:66:"https://en.wikipedia.org/w/index.php?title=Verilog&oldid=995607887";s:4:"type";s:6:"string";}s:8:"datatype";s:3:"url";}}}s:11:"snaks-order";a:2:{i:0;s:4:"P143";i:1;s:5:"P4656";}}}}i:1;a:4:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:5:"P7078";s:4:"hash";s:40:"2a025b6111b890172123211cd768b891c361ef48";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:1940914;s:2:"id";s:8:"Q1940914";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$ab84d23f-4b7e-853e-5934-77ecd3ecc395";s:4:"rank";s:6:"normal";}}s:5:"P3553";a:1:{i:0;a:4:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:5:"P3553";s:4:"hash";s:40:"3fc369e1ccfabcb0f4c71ae6d0368b4c70dcfb13";s:9:"datavalue";a:2:{s:5:"value";s:8:"19609390";s:4:"type";s:6:"string";}s:8:"datatype";s:11:"external-id";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$E7B061B8-1E1F-4B1A-AE2D-C2FD415E1C7F";s:4:"rank";s:6:"normal";}}s:5:"P8189";a:1:{i:0;a:5:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:5:"P8189";s:4:"hash";s:40:"730c6185da761cdeb218609b8faf8c86a98b0c29";s:9:"datavalue";a:2:{s:5:"value";s:18:"987007536924105171";s:4:"type";s:6:"string";}s:8:"datatype";s:11:"external-id";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$330C7200-56EF-4DE2-AF65-9788FB8E4EBC";s:4:"rank";s:6:"normal";s:10:"references";a:1:{i:0;a:3:{s:4:"hash";s:40:"c8a47202c92936005b390eb36ddd267921b51f43";s:5:"snaks";a:1:{s:4:"P248";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P248";s:4:"hash";s:40:"0ea73b3596b49258a7b7ec6495950779b99e875d";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:188915;s:2:"id";s:7:"Q188915";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}}}s:11:"snaks-order";a:1:{i:0;s:4:"P248";}}}}}s:6:"P10283";a:1:{i:0;a:5:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:6:"P10283";s:4:"hash";s:40:"d69fde31302e94e73809c969ff85c36c3902697a";s:9:"datavalue";a:2:{s:5:"value";s:11:"C2779030575";s:4:"type";s:6:"string";}s:8:"datatype";s:11:"external-id";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$54DF58D7-00A9-44C3-B0DB-41C5D29C5731";s:4:"rank";s:6:"normal";s:10:"references";a:1:{i:0;a:3:{s:4:"hash";s:40:"c13ba4d7902ead2693f79396bc25bd35d4d14030";s:5:"snaks";a:3:{s:4:"P248";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P248";s:4:"hash";s:40:"4a4f26a5361b5707266e48e425bf2be2f99fd2ab";s:9:"datavalue";a:2:{s:5:"value";a:3:{s:11:"entity-type";s:4:"item";s:10:"numeric-id";i:107507571;s:2:"id";s:10:"Q107507571";}s:4:"type";s:17:"wikibase-entityid";}s:8:"datatype";s:13:"wikibase-item";}}s:4:"P813";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P813";s:4:"hash";s:40:"435834d08182bb9f3dbe974ba9840af0f12899cc";s:9:"datavalue";a:2:{s:5:"value";a:6:{s:4:"time";s:21:"+2022-01-26T00:00:00Z";s:8:"timezone";i:0;s:6:"before";i:0;s:5:"after";i:0;s:9:"precision";i:11;s:13:"calendarmodel";s:39:"http://www.wikidata.org/entity/Q1985727";}s:4:"type";s:4:"time";}s:8:"datatype";s:4:"time";}}s:4:"P854";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P854";s:4:"hash";s:40:"a4a4bf53f22268815c51ec10fed608da703c9c7f";s:9:"datavalue";a:2:{s:5:"value";s:64:"https://docs.openalex.org/download-snapshot/snapshot-data-format";s:4:"type";s:6:"string";}s:8:"datatype";s:3:"url";}}}s:11:"snaks-order";a:3:{i:0;s:4:"P248";i:1;s:4:"P813";i:2;s:4:"P854";}}}}}s:4:"P691";a:1:{i:0;a:6:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P691";s:4:"hash";s:40:"38de667b65f7b79a6080617530df4acc23c7e800";s:9:"datavalue";a:2:{s:5:"value";s:8:"ph756338";s:4:"type";s:6:"string";}s:8:"datatype";s:11:"external-id";}s:4:"type";s:9:"statement";s:10:"qualifiers";a:1:{s:5:"P1810";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:5:"P1810";s:4:"hash";s:40:"58f8f592eb428dc9782a1627924acd1142542ee7";s:9:"datavalue";a:2:{s:5:"value";s:29:"Verilog (programovací jazyk)";s:4:"type";s:6:"string";}s:8:"datatype";s:6:"string";}}}s:16:"qualifiers-order";a:1:{i:0;s:5:"P1810";}s:2:"id";s:44:"Q827773$5C845713-62D1-46CC-9A14-40007E266F70";s:4:"rank";s:6:"normal";}}s:4:"P348";a:2:{i:0;a:7:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P348";s:4:"hash";s:40:"3d4adbb7f8734321c2f6f0508fc3870325ba92a8";s:9:"datavalue";a:2:{s:5:"value";s:14:"IEEE 1364-2005";s:4:"type";s:6:"string";}s:8:"datatype";s:6:"string";}s:4:"type";s:9:"statement";s:10:"qualifiers";a:1:{s:4:"P577";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P577";s:4:"hash";s:40:"ee3ab2963a4630a826bdec4696c16eb6dd5d51f8";s:9:"datavalue";a:2:{s:5:"value";a:6:{s:4:"time";s:21:"+2006-04-07T00:00:00Z";s:8:"timezone";i:0;s:6:"before";i:0;s:5:"after";i:0;s:9:"precision";i:11;s:13:"calendarmodel";s:39:"http://www.wikidata.org/entity/Q1985727";}s:4:"type";s:4:"time";}s:8:"datatype";s:4:"time";}}}s:16:"qualifiers-order";a:1:{i:0;s:4:"P577";}s:2:"id";s:44:"Q827773$27572a64-4669-7b25-62f1-f905887a8c5d";s:4:"rank";s:6:"normal";s:10:"references";a:1:{i:0;a:3:{s:4:"hash";s:40:"982760bdcbe3ce8b3e8182efc3befc4a27ab3708";s:5:"snaks";a:1:{s:4:"P854";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P854";s:4:"hash";s:40:"6fa7dc4cf06ffddc3f799edc467fac764f2fcccc";s:9:"datavalue";a:2:{s:5:"value";s:44:"https://ieeexplore.ieee.org/document/1620780";s:4:"type";s:6:"string";}s:8:"datatype";s:3:"url";}}}s:11:"snaks-order";a:1:{i:0;s:4:"P854";}}}}i:1;a:5:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P348";s:4:"hash";s:40:"dd0ff2ea0cf83d84f824ee4764683d93b3ae754d";s:9:"datavalue";a:2:{s:5:"value";s:14:"IEEE 1800-2023";s:4:"type";s:6:"string";}s:8:"datatype";s:6:"string";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$9b7c1475-4917-d66b-1af4-6a476faf9ced";s:4:"rank";s:9:"preferred";s:10:"references";a:1:{i:0;a:3:{s:4:"hash";s:40:"688d76c78dab395dad405eb9ea267ea2005c3b9a";s:5:"snaks";a:1:{s:4:"P854";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P854";s:4:"hash";s:40:"80018f5ace5bf89b8dc392bb044811b564a2d6c6";s:9:"datavalue";a:2:{s:5:"value";s:45:"https://ieeexplore.ieee.org/document/10458102";s:4:"type";s:6:"string";}s:8:"datatype";s:3:"url";}}}s:11:"snaks-order";a:1:{i:0;s:4:"P854";}}}}}s:4:"P227";a:1:{i:0;a:6:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:4:"P227";s:4:"hash";s:40:"0f2c44d0d07e03e434ad472e36dddfd7a3248521";s:9:"datavalue";a:2:{s:5:"value";s:9:"4268385-3";s:4:"type";s:6:"string";}s:8:"datatype";s:11:"external-id";}s:4:"type";s:9:"statement";s:10:"qualifiers";a:1:{s:5:"P1810";a:1:{i:0;a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:5:"P1810";s:4:"hash";s:40:"d1f144aaec8c91563ac503bde60933f8ffcab30e";s:9:"datavalue";a:2:{s:5:"value";s:7:"VERILOG";s:4:"type";s:6:"string";}s:8:"datatype";s:6:"string";}}}s:16:"qualifiers-order";a:1:{i:0;s:5:"P1810";}s:2:"id";s:44:"Q827773$64987d1e-43c2-b4ec-1143-74e4ccc997e5";s:4:"rank";s:6:"normal";}}s:6:"P12946";a:1:{i:0;a:4:{s:8:"mainsnak";a:5:{s:8:"snaktype";s:5:"value";s:8:"property";s:6:"P12946";s:4:"hash";s:40:"3fe6680528547dff3fa2b77d35e5c908615d6601";s:9:"datavalue";a:2:{s:5:"value";s:7:"Verilog";s:4:"type";s:6:"string";}s:8:"datatype";s:11:"external-id";}s:4:"type";s:9:"statement";s:2:"id";s:44:"Q827773$FCB0F23B-4045-493B-8439-4627F5AC9B5E";s:4:"rank";s:6:"normal";}}}s:9:"sitelinks";a:30:{s:6:"arwiki";a:4:{s:4:"site";s:6:"arwiki";s:5:"title";s:27:"فيريلوج (برمجة)";s:6:"badges";a:0:{}s:3:"url";s:105:"https://ar.wikipedia.org/wiki/%D9%81%D9%8A%D8%B1%D9%8A%D9%84%D9%88%D8%AC_(%D8%A8%D8%B1%D9%85%D8%AC%D8%A9)";}s:6:"cawiki";a:4:{s:4:"site";s:6:"cawiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://ca.wikipedia.org/wiki/Verilog";}s:6:"cswiki";a:4:{s:4:"site";s:6:"cswiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://cs.wikipedia.org/wiki/Verilog";}s:6:"dewiki";a:4:{s:4:"site";s:6:"dewiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://de.wikipedia.org/wiki/Verilog";}s:6:"enwiki";a:4:{s:4:"site";s:6:"enwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://en.wikipedia.org/wiki/Verilog";}s:13:"enwikiversity";a:4:{s:4:"site";s:13:"enwikiversity";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:39:"https://en.wikiversity.org/wiki/Verilog";}s:6:"eswiki";a:4:{s:4:"site";s:6:"eswiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://es.wikipedia.org/wiki/Verilog";}s:6:"etwiki";a:4:{s:4:"site";s:6:"etwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://et.wikipedia.org/wiki/Verilog";}s:6:"fawiki";a:4:{s:4:"site";s:6:"fawiki";s:5:"title";s:12:"وریلاگ";s:6:"badges";a:0:{}s:3:"url";s:66:"https://fa.wikipedia.org/wiki/%D9%88%D8%B1%DB%8C%D9%84%D8%A7%DA%AF";}s:6:"frwiki";a:4:{s:4:"site";s:6:"frwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://fr.wikipedia.org/wiki/Verilog";}s:6:"hewiki";a:4:{s:4:"site";s:6:"hewiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://he.wikipedia.org/wiki/Verilog";}s:6:"huwiki";a:4:{s:4:"site";s:6:"huwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://hu.wikipedia.org/wiki/Verilog";}s:6:"hywiki";a:4:{s:4:"site";s:6:"hywiki";s:5:"title";s:14:"Վերիլոգ";s:6:"badges";a:0:{}s:3:"url";s:72:"https://hy.wikipedia.org/wiki/%D5%8E%D5%A5%D6%80%D5%AB%D5%AC%D5%B8%D5%A3";}s:6:"iswiki";a:4:{s:4:"site";s:6:"iswiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://is.wikipedia.org/wiki/Verilog";}s:6:"itwiki";a:4:{s:4:"site";s:6:"itwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://it.wikipedia.org/wiki/Verilog";}s:6:"jawiki";a:4:{s:4:"site";s:6:"jawiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://ja.wikipedia.org/wiki/Verilog";}s:6:"kowiki";a:4:{s:4:"site";s:6:"kowiki";s:5:"title";s:12:"베릴로그";s:6:"badges";a:0:{}s:3:"url";s:66:"https://ko.wikipedia.org/wiki/%EB%B2%A0%EB%A6%B4%EB%A1%9C%EA%B7%B8";}s:6:"nlwiki";a:4:{s:4:"site";s:6:"nlwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://nl.wikipedia.org/wiki/Verilog";}s:6:"nowiki";a:4:{s:4:"site";s:6:"nowiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://no.wikipedia.org/wiki/Verilog";}s:6:"plwiki";a:4:{s:4:"site";s:6:"plwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://pl.wikipedia.org/wiki/Verilog";}s:6:"ptwiki";a:4:{s:4:"site";s:6:"ptwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://pt.wikipedia.org/wiki/Verilog";}s:6:"rowiki";a:4:{s:4:"site";s:6:"rowiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://ro.wikipedia.org/wiki/Verilog";}s:6:"ruwiki";a:4:{s:4:"site";s:6:"ruwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://ru.wikipedia.org/wiki/Verilog";}s:6:"srwiki";a:4:{s:4:"site";s:6:"srwiki";s:5:"title";s:14:"Верилог";s:6:"badges";a:0:{}s:3:"url";s:72:"https://sr.wikipedia.org/wiki/%D0%92%D0%B5%D1%80%D0%B8%D0%BB%D0%BE%D0%B3";}s:6:"svwiki";a:4:{s:4:"site";s:6:"svwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://sv.wikipedia.org/wiki/Verilog";}s:6:"trwiki";a:4:{s:4:"site";s:6:"trwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://tr.wikipedia.org/wiki/Verilog";}s:6:"ukwiki";a:4:{s:4:"site";s:6:"ukwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://uk.wikipedia.org/wiki/Verilog";}s:6:"viwiki";a:4:{s:4:"site";s:6:"viwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:37:"https://vi.wikipedia.org/wiki/Verilog";}s:7:"wuuwiki";a:4:{s:4:"site";s:7:"wuuwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:0:{}s:3:"url";s:38:"https://wuu.wikipedia.org/wiki/Verilog";}s:6:"zhwiki";a:4:{s:4:"site";s:6:"zhwiki";s:5:"title";s:7:"Verilog";s:6:"badges";a:1:{i:0;s:9:"Q17437798";}s:3:"url";s:37:"https://zh.wikipedia.org/wiki/Verilog";}}}}}